Generalized radix design techniques for low-power, low voltage pipelined and cyclic analog-digital converters
Institution: | Oregon State University |
---|---|
Department: | Electrical and Computer Engineering |
Degree: | MS |
Year: | 2004 |
Keywords: | Analog-to-digital converters |
Record ID: | 1756190 |
Full text PDF: | http://hdl.handle.net/1957/10218 |
This thesis proposes a novel technique for the design of pipelined and cyclic ADCs utilizing generalized radix gain stages. Several models have been proposed for the optimization of high performance pipelined ADCs by various researchers. This work builds upon them, using a simple but accurate model to estimate the optimal interstage gain for a given set of specifications. The proposed technique can then be used to implement an ADC with a generalized, non-binary interstage gain, while maintaining the robustness of design in the face of various circuit non-idealities and errors. It is also shown that the existing design techniques are merely a special case of this generalized design scheme, which blends seamlessly with these without raising design cost or complexity. The effectiveness of the proposed technique is verified rigorously through simulations. Also, examples are presented illustrating the relevance of this approach and the advantages offered by it when compared to the existing techniques for design of high-performance pipelined ADCs for high-resolution applications.