AbstractsComputer Science

Proper verification of FPGA-code requires knowledge, skills, tools and resources. ABB Robotics uses FPGA technology in their robot control system. The increasing complexity of their FPGA designs requires increasingly more advanced verification methods. This provides an appropriate research on methodologies, languages and tools for more detailed evaluation based on ABB Robotics requirements and possibilities. The thesis demonstrates the chosen methods, languages and tools for verification of a FPGA-design by verification methods that are state of the art. The verification environment such as functional verification, open source VHDL verification methodology (OSVVM), and universal verification methodology (UVM) were investigated in practical tests followed by an evaluation of advantages and disadvantages of the tests according the company requirements. This provides the verification teams with different test environments and presents available options for verification development and future work.